

Q. 1 Operator किसे कहते हैं? यह कितने प्रकार के होते हैं? एक त्रिभुज का क्षेत्रफल ज्ञात करने के लिए प्रोग्राम लिखिये जबकि त्रिभुज की तीनों भुजाएँ a, b, c ज्ञात हों?

Ans: - Operator \rightarrow कम्प्यूटर द्वारा आगनाये कराने के लिए प्रोग्राम में कुछ प्रतीकों (Symbols) का उपयोग किया जाता है। इन प्रतीकों को Operator कहा जाता है।

संकारक 7 प्रकार के होते हैं।

1. अंकगणितीय संकारक (Arithmetic operators)

2. तुलनात्मक संकारक (Relational operators)

3. तार्किक संकारक (Logical operators)

4. एकल संकारक (Unary operators)

5. निर्धारण संकारक (Assignment operators)

6. कंडीशनल संकारक (conditional operators)

7. बिटवाइज संकारक (Bit wise operators)

Program: - Formula $\sqrt{s(s-a)(s-b)(s-c)}$ where $s = (a+b+c)/2$

```
#include <stdio.h>
```

```
#include <conio.h>
```

```
#include <math.h>
```

```
void main()
```

```
{
```

```
float a, b, c, area;
```

```
printf("Enter the value of a, b and c \n");
```

```
scanf("%f %f %f", &a, &b, &c); s = (a+b+c)/2;
```

```
printf("The area of the Triangle is: %f", area);
```

```
getch();
```

```
}
```

Result: - Enter the value of a, b and c :- 5 5 5

The area of the triangle is: - 10.825317

console I/P & O/P फलन का समझाइए।

- Console Input/output → console इनपुट आउटपुट को दो भागों में बांटा गया है। (दो भाग)

1. Unformatted console Input/output functions
2. Formatted console Input/output functions

इन दोनों में मुख्य अंतर यह है कि फॉर्मेटेड कंसोल I/P & O/P फलन की बीर्ड से डाटा लेता है तथा आउटपुट VDU पर डाटा user की आवश्यकता के अनुसार Formatted रूप में भेजता है जबकि unformatted में एक ही प्रकार से डाटा प्राप्त कर सकते हैं। जैसे हमें Total item तथा sale item को VDU पर प्रिन्ट करना है तो वह VDU पर कहाँ पर Print होगा तथा इसके मध्य कितनी जगह होगी यह हम केवल Formatted console Input/output के द्वारा ही कर सकते हैं।

Console Input/output Functions

Formatted Function		
Type	I/P	O/P
char	scanf()	printf()
int	scanf()	printf()
float	scanf()	printf()
String	scanf()	printf()

Unformatted Functions		
Type	I/P	O/P
char	getchar()	putchar()
	getch()	putch()
	getche()	
int	-	-
float	-	-
String	gets()	puts()

Q.3 control statement का समझाइए? ये कितनी प्रकार के होते हैं? दो संख्याओं की तुलना करने हेतु if कथन का प्रयोग करते हुए Program लिखिए।

Ans:- control statement → कथनों का निष्पादन उस क्रम में होता है जिस क्रम में वे लिखे हुए होते हैं और कथन एक बार ही निष्पादित होता है।

Program साधारण Program होता है। परन्तु बहुत Program में तार्किक

(Logical Statement) लिखने की आवश्यकता होती है जो कि

जो के निष्पादन का काम तय करते हैं। इसमें condition के सही (True) होने पर कथनों का निष्पादन होता है। तथा गलत (False) होने पर अलग कथनों का निष्पादन करते हैं।

Control Statement 3 प्रकार के होते हैं।

1. निर्णय करने वाले कथन (Decision making Statement)

(i) if statement

(ii) if else statement

(iii) switch statement

2. लूप बनाने वाले कथन (Loop statements)

(i) For Loop

(ii) while Loop

(iii) do-while Loop

3. अन्य नियंत्रण कथन (Other control statements)

(i) Break

(ii) continue

(iii) go to

(iv) exit

Program:- #include <stdio.h>

#include <conio.h>

main ()

{

int x;

clrscr();

x = 10;

if (x > 5)

printf ("x is greater than 5");

getch();

}

Output:- x is greater than 5

Q. 4 what is an array? Explain with example?

ऐसे एक ऐसा चर होता है। जो समान विशेषताओं वाले आंकड़ों (data) के समूह को स्टोर कर सकता है। इसमें समूह के प्रत्येक आंकड़े (data) को उसके सूचकांक (Index) द्वारा उल्लेख करते हैं। आंकड़ों का प्रकार int, float, char या double हो सकता है।

Example → यदि किसी Class में 20 Student हों तो उनके अंकों को संग्रहित करने के लिए marks नामक array का उपयोग कर सकते हैं। जैसे marks[20] के नाम से जानेंगे। 20 यह बताता है कि marks कुल 20 आंकड़ों का समूह है। प्रत्येक आंकड़े की स्थिति को सूचकांक (Index) के द्वारा पहचाना जाता है।

Q-1 What is deadlock. What are necessary conditions for deadlock.


Ans. Deadlock - In Multiprogramming environment as several processes compete for the finite no. of resources, the process request for resources, if they are available the process get them otherwise they have to go to waiting state. The waiting state of the process may not change if the requested resource is unavailable and if such waiting processes hold some resources and they will not release them till their execution completion. A hanging situation in the system may result in such situation, and this situation is called a deadlock.

There are four conditions that must be simultaneously true for deadlock to occur.

- i) Hold and wait - The process to be deadlocked must hold an instance of resource or many instances of a resource and wait for instances of other resources that are held by other processes.
- ii) No sharing of resources - Most of the resources in the system are non-sharable in nature. It means that once the instance of a resource is allocated to a process, other process can not use that instance.
- iii) No preemption - Once the instance or instances of a resource is allocated to a process, then they are not preempted by the system until the process release them voluntarily. It is called no-preemption.
- iv) Circular wait - A waiting for the instance of resource by the process must be circular. Means if there are n processes and if we start from process P_1 , then P_1 must wait for the instance held by P_2 . P_2 must wait for the instance held by P_3 and so on, so $P_{(n-1)}$ must wait for an instance held by P_n and P_n must wait for an instance held by P_1 . If there is no circular wait then there is no deadlock in the system.

2. What is swapping. Explain with example.

Ans.



The program that is ready for execution must be brought into main memory for execution. Then the passive program when it is brought into main memory becomes active for execution and is termed as process. In CPU scheduling that there must be always some process residing in main memory for execution, to improve the performance of CPU. In case of preemptive scheduling the executing process may be preempted so that to allocate processes to other processes. The later process must be brought into main memory from the disk (secondary storage). The former process may be ~~take~~ take back into disk (secondary storage) from memory so that to accommodate the later process. This procedure of operating system memory manager to move the process ~~from~~ to the disk from memory and to the memory from the disk is called as swapping. When the process is moved from memory to the disk, the procedure is swapped-out and when the program is brought into main memory from disk, then the procedure is called swap-in. The swapping of processes increases turn around time.

3 What is Paging. Explain the Concept of Paging.

Ans. Paging - This is the memory management scheme in which the user Programs need not be stored in main memory Contiguously. The parts of the Programs may be scattered in the memory. So this scheme of memory management is called non-Contiguous memory management.

The implementation of non-contiguity is done by means of dividing the 'logical memory' user Programs into equal sized "pages" and the physical memory is divided into equal sized 'frames'. The size of each page is same as that of frame. So one frame of physical memory holds one page of logical memory. As the logical memory is divided into pages this technique of memory management is called as Paging.

In case of Paging the logical address generated has two parts. The first part contains the page number and the second part contains the offset within the page. The total no. of bits required for logical address depends on the number of pages and page size.

For eg. If page size is 64 bytes and Program size is 500 bytes. The no. of pages in logical memory is 8. The logical address bit can be calculated as




where P - Page no.
d - offset within Page

No. of pages = 8 Therefore $2^p = 8$ So $p = 3$


Page size = 64 Therefore $2^d = 64$ So $d = 6$

Total no. of bits in logical address = $3 + 6 = 9$



What is virtual memory. Explain with example.

Ans- Virtual memory - Basically the user program that is ^{to be} loaded into main memory contains many routines. These all routines may not be executed simultaneously at a time. So there is no need to place the whole program in the beginning itself to start the execution of program. This results in violation of the logical memory and physical memory. So even if the physical memory is small in comparison to ^{the} large logical memory it is still possible to execute the program. This concept of memory management is called as virtual memory.



As we see in figure, the logical memory is larger than the physical memory. Initially ^{only} the required part of the program is brought into main memory which is large enough to hold that part. Then further required logical memory pages are brought into main memory and if the space is not available, the part of logical memory residing in main memory swapped out and the required page is swapped. So this concept of paging plus swapping is called as virtual memory concept.

Govt. Polytechnic ...
Subject: - Basis of Electronics & Circuits
(CS-204) (2nd sem)

Time: - 12 to 1 PM

Max. marks - 15

Attempt any three questions
किन्ही तीन प्रश्नों का उत्तर दीजिये

- Q.No. (1) what is D.C. and A.C. load line. Explain it
D.C. एवं A.C. लोड लाइन को समझाइये ? [5]
- Q.No. (2) what is operating point? ~~Explain~~ Explain
the factors which affect the bias stability
operating पॉइंट क्या है? Bias stability को प्रभावित
करने वाले ~~प्रकार~~ कारकों को समझाइये [5]
- Q.No. (3) Explain the Bias compensation technique
using Thermistor and sensistor [5]
Bias compensation तकनीक को Thermistor एवं
sensistor का प्रयोग करते हुए समझाइये ?
- Q.No. (4) ~~Voltage divider biasing~~ Explain voltage
divider biasing with help of diagram!
voltage divider biasing को चित्र द्वारा समझाइये
[5]

xxx

Pal

(Basic of electronic devices & circuits)

IInd test Model paper (Answer)


Q.No. (1)

What is A.C. and D.C. load line? Explain it

Ans →

The relationship between collector-emitter output voltage V_{CE} and collector current I_C is linear and therefore it can be represented by straight line, on the output characteristics giving relation between I_C & V_{CE} . This is known as load line.

* D.C. load line :- The straight line between V_{CE} and I_C when all ~~the~~ a.c. sources to zero and opening all capacitors.



Applying KVL at output loop


$$\Rightarrow V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{CE} - I_C R_C - I_C R_E = 0 \quad (I_C \approx I_E)$$


$$\Rightarrow V_{CC} - V_{CE} = I_C (R_C + R_E)$$

$$\Rightarrow I_C = -\frac{V_{CE}}{R_C + R_E} + \frac{V_{CC}}{R_C + R_E} \quad \text{--- (1)}$$

eqn (1) can be represented by a straight line at output characteristics.




c. load line: The straight line at output. (2)
 characteristics when there is input a.c. signal
 Now capacitors are short circuited and d.c. are
 opened.



$$R_{AC} = R_C \parallel R_L$$

applying KVL and get



Q.No (2) what is operating point? explain the factor which affects the bias stability?

*Ans: Q point: A point on the load line is selected as the dc bias point or quiescent point. This point (bias) specifies the collector current I_C and collector-emitter voltage (V_{CE}) that exist when no input signal is applied.

→ factors ⇒ only the fixing of a suitable operating point is not sufficient but it is also to be ensured that the operating point remains stable i.e. it does not shift due to change in temperature or due to change in transistor parameters.

• Stabilization of operating point is essential because

(i) temperature dependance of collector current

(ii) Individual variation

(iii) thermal runaway

(i) Temperature dependance of I_C

$$I_C = \beta I_B + (1 + \beta) I_{CO}$$

↳ I_{CO} doubles at ^{every} $10^\circ C$.

↳ β increases with temperature

↳ So I_C will increase.

(ii) Individual variation

The value of β and V_{BE} are not exactly same for any two transistors even of the same type transistor

(iii) Thermal runaway

$$I_C = \beta I_B + (1 + \beta) I_{CO}$$


when I_C is increased due to β & I_{CO} , which increases the power dissipation, which increases the temperature. Being a cumulative process, it can lead to thermal runaway resulting in burn out of the transistor. The self destruction of an unbalanced transistor is called the thermal runaway.

Q. No (3) Explain the Bias compensation techniques using Thermistor and sensistor.

Answer \Rightarrow Although negative feedback improves the operating point stability but it also reduces the gain of the amplifier. The amplification of the signal. In certain applications the loss in the signal gain may be intolerable and in such cases it is better to use compensation in order to reduce the drift of operating point.


Thermistor compensation

(4)



The thermistor R_T has a negative temperature coefficient of resistance. The thermistor R_T is used in the circuit to minimize the increase in collector current due to variations in I_{CO} , V_{BE} or β with temperature.



(b) Sensistor compensation



With the increase in temperature, the resistance of sensistor R_S increases and so the resistance of parallel combination $(R_2 || R_S)$. As a result voltage drop across R_2 decreases thereby decreasing the net forward emitter bias.

Q No (4) Explain voltage divider biasing with the help of diagram?

Answer: This is most commonly used biasing arrangement. The arrangement shown in the figure.



The name voltage divider is due to fact that voltage divider is formed by R_1 & R_2 . The emitter resistance provides stabilization. The resistor R_E causes a voltage drop in direction so as to reverse bias the emitter junction.

Here $V_B = \left[\frac{V_{CC}}{R_1 + R_2} \right] \cdot R_2$
 $R_{TH} = R_1 || R_2 = \frac{R_1 \times R_2}{R_1 + R_2}$

$V_{TH} = I_B R_{TH} + V_{BE} + I_E R_E$
 $v_m = I_B R_{TH} + V_{BE} + (I_B + I_C) R_E$

DIFF. w.r to I_C
 $0 = R_E + (R_{TH} + R_E) \frac{dI_B}{dI_C}$

$\frac{dI_B}{dI_C} = - \frac{R_E}{R_{TH} + R_E}$

$S = \frac{1 + \beta}{1 + \beta \frac{R_E}{R_{TH} + R_E}}$

It has low sensitivity to variations in β from one transistor to another of the same lot. It provides better stability than others.

Q1 - डी मॉर्गन प्रमेय को सत्यापन ।

Ans) डी मॉर्गन ने बुलियन बीजगणित के लिए दो महत्वपूर्ण प्रमेय प्रतीपादीत की थी जब दोनो प्रमेय को दो एक NAND गेट तथा bubbled OR गेट से समतुल्यता की पुष्टि करनी हो तथा दूसरी प्रमेय NOR गेट तथा Bubbled AND गेट से समतुल्यता की पुष्टि करनी हो .

- प्रमेय - 1 : $\overline{A+B} = \bar{A} \cdot \bar{B}$
- प्रमेय - 2 : $\overline{A \cdot B} = \bar{A} + \bar{B}$

प्रमेय 1 के अनुसार दो या अधिक यों के (AND) कम्प्लीमेंट कर दिया जाये तो यह इन यों के अलग - अलग कम्प्लीमेंट का योग (OR) होगा प्रमेय 1 तथा 2 को सिद्ध करने के लिए बीजगणित $a+\bar{a}=1$ तथा $a \cdot \bar{a}=0$ का प्रयोग करेंगे ।

अतः तथ्यों के अनुसार यदि किसी व्यंजक को उसके प्रतिरोध के साथ 'OR' किया जाये तो परिणाम सदैव 1 होगा तथा यदि व्यंजक का इसके प्रतिरोध के साथ गुणन किया जाये तो परिणाम सदैव 0 होगा। यदि पहले तथ्य को डी मॉर्गन प्रमेय के सहजी से लिया जाये तो $(a+b) + (\bar{a} \cdot \bar{b})$ का मान 1 होगा चाहिए !

- बुलियन बीजगणित के सिद्धान्त अनुसार

$$(A+B) + (\overline{A+B}) = 1 \quad (1)$$

$$(A+B) \cdot (\overline{A+B}) = 0 \quad (2)$$

शक्ति (1) लेना पर

$$(A+B) + (\overline{A+B}) = 1$$

डी मॉर्गन प्रमेय

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\Rightarrow (A+B) + (\bar{A} \cdot \bar{B})$$

$$\Rightarrow ((A+B) + \bar{A}) \cdot ((A+B) + \bar{B}) \text{ कर्कस नियमानुसार}$$

$$\Rightarrow (A+B+\bar{A}) \cdot (A+B+\bar{B})$$

$$(A + \bar{A} + B) \cdot (A + B + \bar{B})$$

$$(A + A = 1)$$

$$(1 + B) \cdot (A + 1)$$

$$(1 + A = 1)$$

$$\Rightarrow 1 \cdot 1$$

$$= 1$$

द्वितीय भाग सिद्ध होना है इसका भाग $(A+B) \cdot (\bar{A} \cdot \bar{B}) = 0$ को
बुझ करना है L.H.S. = $(A+B) \cdot (\bar{A} \cdot \bar{B})$

$$\Rightarrow A \cdot \bar{A} \cdot \bar{B} + B \cdot \bar{A} \cdot \bar{B} \quad \text{बटवें नियम से} \quad (A+B = \bar{A} \cdot \bar{B})$$

$$\Rightarrow A \cdot \bar{A} \cdot \bar{B} + \bar{A} \cdot B \cdot \bar{B} \quad (A \cdot \bar{A} = 0)$$

$$\Rightarrow 0 \cdot \bar{B} + \bar{A} \cdot 0$$

$$\Rightarrow 0 + 0$$


$$= 0$$

Q.2 बाइनरी Half Adder और Full Adder के बारे में
लिखिए।

Ans
(a) HALF Adder (अर्धयोगक) - बाइनरी संख्याओं का योग
लिखाने के लिए योगक का प्रयोग किया जाता है यह योगक जो
मात्र दो बिटों का योग कर सकता है उसे अर्धयोगक कहते हैं इस
योगक के दो I/P और दो O/P होते हैं I/P के दो बिट होते हैं
लिखाना मान 0 या 1 से रहता है O/P में योग (sum) व कैरिज
(carry) उत्पन्न होते हैं

Truth table \Rightarrow

X	Y	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



योग (Sum) = $X \oplus Y$

ह्रासित (Carry) = $X \cdot Y$


है Full Adder (पूर्ण जोड़क) - अर्धजोड़क मात्र दो ही बिटों का योग निकाल सकता है, किन्तु योग करने पर ह्रासित भी उत्पन्न हो सकती है जिसे अर्धजोड़क योग को कारण से नहीं ले सकता। अतः पूर्ण जोड़क की आवश्यकता होती है

- पूर्णजोड़क में तीन सार संकेत होते हैं - दो बिट जिनका योग निकालना होता है तथा पिछली बिटों के योग से उत्पन्न ह्रासित।
 → इनको ही OAR से होते हैं

X	Y	Z	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0


← सत्य सारणी

परिचय




लेबल और डी मल्टीलेबल के बारे में बताए। (4)

मल्टीलेबल - इस नाम से अभिप्राय "अनेक से एक" होता है। मल्टीलेबल परिणाम अनेक इनपुटों के से केवल एक O/P देता है। मल्टीलेबल को डिजिटल सर्किटों की संरचनाओं में बहुतायत प्रयोग में आता जाता है।



- इस चिप में एक n -I/P लाइनों तथा एक O/P लाइन से एक block वाइरिंग प्रदर्शित किया गया है। n -I/P के से O/P कोनेक्शन के लिए एक O/P select करने के लिए m सेलेक्ट I/P के संकेत जैसे एक n वायर source के out को सेलेक्ट तथा एक single out channel को ट्रांसमिट किया जाता है। सामर्थ्य: multiplexer में प्रायः एक स्लैब काम में आती है तथा यह सामर्थ्य: active low होती है जिसका अभिप्राय एक यह निम्न (low) होती है।

① Demultiplexer इसके केवल 1 इनपुट तथा अनेक आउटपुट लाइनें होती हैं। अर्थात् एक I/P प्रकृत से इसके कई O/P पर वितरित किया जा सकता है।



क) ~~एक~~ Single I/P दिया जाता है तो select line से यह निष्पन्न होगा केवल O/P line से I/P transmit करता है यह सर्किट binary signal decoder के तरह भी काम करता है।
 सर्किट medium scale integrator (MSI) ICs जिन्हें सर्किट जोड़ने के multiplexer की सहायता से डिजाइन किया जाता है जबकि multiple O/P combinatorial circuit डिजाइन करना हो वगैरे की इसके न्यूनतम Package Count की आवश्यकता होती है।

Q4 निम्न फलन $f(a, b, c, d) = \Sigma(0, 1, 2, 3, 13, 15)$ को K-map की सहायता से सरलीकृत करें।

		00	01	11	10	
	ab	$\bar{a}\bar{b}$	$\bar{a}b$	$a\bar{b}$	ab	
cd	$\bar{c}\bar{d}$	00	01	11	10	
	$\bar{c}d$	01	11	13	15	Q2
	$c\bar{d}$	11	13	15	17	
	cd	10	12	14	16	

इस फलन में 6 क्युबिटर हैं इन क्युबिटरों में से (प) का एक समूह Q_1 तथा (Q2) का एक समूह बनाया जाता है।

$$\begin{aligned}
 Q_1 &= m_0 + m_1 + m_2 + m_3 \\
 &= \bar{c}\bar{d}\bar{c} + \bar{c}\bar{d}c + \bar{c}d\bar{c} + \bar{c}dc \\
 &\Rightarrow \bar{c}\bar{d}(\bar{c} + c) + \bar{c}d(\bar{c} + c) \\
 &\Rightarrow \bar{c}\bar{d} + \bar{c}d \quad (a+b)=1 \\
 &\Rightarrow \bar{c}(\bar{d} + d) \\
 &\Rightarrow \bar{c}
 \end{aligned}$$

$$\begin{aligned}
 Q_2 &= m_{13} + m_{15} \\
 &= a b \bar{c} d + a b c d \quad (a+b)=1 \\
 &\Rightarrow ab d (\bar{c} + c) \\
 &\Rightarrow ab d
 \end{aligned}$$


सरलीकरण पर्याप्त जो फलन को मिलना है वह -
 $f(a, b, c, d) = \bar{c} + ab d$

Q-1. What is Ethernet. Explain its working.

Ans. The original 802.3 standard was defined for a bus-based Co-axial Cable LAN over the bus medium using CSMA/CD for the MAC Protocol. The IEEE 802.3 (CSMA/CD) standard is generally known as ethernet.

The strategies in which station listens for a carrier and act accordingly are known as carrier sense scheme. The collision can occur only when more than one station begins transmit frame within a short period.

In this scheme a station that wishes to transmit first listen to channel to see it state either busy or idle. When the channel is sensed to be idle, the station can



transmit. If the two stations starts transmitting simultaneously and results in a collision. Then all transmissions are stopped and sends a jamming signal to all the stations of this collision.

Ethernet Frame Structure -

Fig shows the frame format for the IEEE 802.3 LAN Protocol

	1 byte	2036	2036	2	0-1500	46	4
Preamble 7 bytes	SFD	Destination Address	Source Address	Length	Data	Pad	Checksum

not are the various services provided by data link layer.

The basic purpose of data link layer is to provide service to network layer, establish, maintain, and release data link connection between stations using one or more physical lines, it also deals with transmission errors, error control, flow control and link management issue between transmitter and receiver.


The various services provided by data link layer are

- ① Error Control - Since some errors introduced during transmission are inevitable. The data link layer protocol contains some error control capability to detect and correct errors to maintain high degree of integrity.
- ② Data Synchronization - For the receiver to correctly find out boundary of the message that has arrived, a framing technique for acquiring and maintaining synchronization between the transmitter and receiver is used.
- ③ Flow Control - This is a technique for ensuring that sender does not overwhelm a receiver with data.
- ④ Link Management - The initiation, maintenance, and termination of the data link requires a proper coordination and co-ordination among the stations. The link termination does not necessarily mean that the physical path is disconnected.

Explain the following


- i) Routers
- ii) Bridges
- iii) Gateways

Bridge - Bridge can extend the maximum size of network. Bridge can connect network with dissimilar data frames. For eg. ^{Bridge can connect} Token Ring LAN to Token BUS LAN.




The bridge working is shown in fig. The bridge receives every packet on LAN A and LAN B. Packets on LAN A, address to destination on LAN B, are retransmitted to LAN B for delivery. Similar actions for packet on LAN B are retransmitted to LAN A. Rest of the packets are discarded.

Routers - When multiple routes exist in large ^{networks} network, where some routes are considerably slower than others. Routers handle such traffic. Router uses the routing algorithm to determine the most efficient route for sending a packet over a network to the destination. It is an internetwork connecting device. It connects two heterogeneous networks. It connects at the network layer of TCP/IP model.



Gateways - Gateways enable communication between dissimilar protocol systems. The functioning of gateway depends on the protocol translation, which it must perform. The gateways commonly function at the application layer of the TCP/IP model.



Gateway connect dissimilar environment by removing layered protocol.

Explain Stop and wait Protocol.

ms. 1 bit Stop-and-wait Sliding window Protocol -

In this protocol the sender's and receiver's window buffer size is 1-bit, that means it can transmit/receive frames sequence of 1 at a time. Such a protocol uses stop-and-wait ARQ system.

Since the sender transmits a frame and wait for its acknowledgement before sending the next one.

The problem with this protocol is that only one frame at a time can be transmit. It support full duplex transmission. For e.g. that machine A is ~~trying~~

trying to send its frame to machine B and B is trying to send its frame to A. Both machine acknowledged frame while transmitting their frame.

Subject :- microprocessor & Interfacing (CS-208)

(2nd test)

Time 12.00 PM to 1.00

Max. Marks 15

Attempt any three questions.

(1) Explain following instructions

- (a) MOV r₁, r₂
- (b) LDA addr

- (c) STAX rP
- (d) LHDL addr.

(e) ~~addr.~~
ADD r

[1x5 = 5]

(2) Explain following instructions

- (a) DAD rP
- (b) SUB m


- (c) DCR r
- (d) ANA r

(e) ORA m

[1x5 = 5]

(3) Explain different types of interrupts of 8085 with examples [5]

(4) Explain different addressing modes of 8085 [5]

XY 

Model answer

Sub:- Microprocessor and Interfacing
(CS-208)

Q.No ① Explain following instructions

Ans:- (a) MOV R1, R2

- * It is a 1-byte instruction
- * copies data from source register R2 to destination register R1

(b) STAX SP

- * copy or store of data (A → Accumator) into memory indicated by the register pair

(c) LDA addr

- * copy (M → memory data) into Accumator. memory specified by the 16 bit address.

(d) LHDL addr

- This instruction loads the contents of 16 bit memory location into the HL Pair.

(e) Addr

- The data of memory (M) added to Accumator.

Q.No. ② Explain following instructions

Ans:- (a) DAD SP →

- Add register pair contents to HL Pair

(b) DEC R →

- This is 1 byte instruction
- Decreases the contents of register R by 1

- This is 1-byte instruction
- subtracts the contents of Reg memory and store the result in ~~accumulator~~ accumulator.

(d) ANA R

- This is 1-byte instruction
- logically ANDs the contents of the Register R with contents of the accumulator.

(e) ORAM

- This is 1 byte instruction
- logically ORs the content of Memory with the contents of accumulator.

Q No (3) Explain different type of interrupts of 8085 with examples.

Answer → The Intel 8085 has five interrupt inputs namely \overline{TRAP} , RST 7.5, RST 6.5, RST 5.5, INTR. The TRAP has the highest priority followed by RST 7.5, RST 5.5, RST 6.5, and INTR. The INTR has the lowest priority. When interrupts are to be used they are enabled by software using instruction (EI) in the main program. The instruction EI sets the interrupt enable flip flop to enable the interrupts. The instruction DI (Disable Interrupt) is used to disable interrupt.


When an interrupt line goes to high the processor completes its current instruction and saves program counter on the stack.

Hardware & Software Interrupts :- Interrupts caused by devices are called hardware interrupt. The normal operation of microprocessor can be interrupted by special instructions. Such an interrupt is called software interrupt.

<u>Interrupt</u>	<u>Call location in Hex</u>
TRP	0024
RST 7.5	003C
RST 6.5	0034
RST 5.5	002C

* Vectored interrupt :- An interrupt for which hardware automatically transfers the program to a specific memory location is known as vectored interrupt.

* RST 7.5, 6.5 and 5.5 :- These are maskable interrupt. These interrupts are enabled by EI & SIM.



Flag: Accumulator Accumulator content for SIM

addressing
explain different modes of 8085

(4)

Each instruction requires certain data on which it has to operate. It has already been explained that there are various techniques to specify data for instructions. These techniques are called addressing modes. Intel 8085 uses the following addressing modes.

1. Direct addressing
2. Register addressing
3. Register indirect addressing
4. Immediate addressing
5. Implicit Addressing

Direct addressing: In this mode of addressing the address of the operand (Data) is given in instruction itself.

Example (A) STA 240H
02, 00, 24

(B) IN 02
8B, 02

(C) Register addressing: In register addressing mode the operands are in the general purpose register. The opcode specifies the address of the registers in addition to the operation to be performed.

(a) MOV A, B

78

(b) Add B

86

Register Indirect Addressing

This mode of addressing the address of operand is specified by a register pair.

```
(a) LXI H, 2500H
    MOV A, M
```

```
    HLT
(b) LXIH, 2500H
    ADD M
    HLT
```

Immediate Addressing : In this operand is specified within instruction itself. Examples are

```
(a) MVI A, 05
    3E, 05
```

```
(b) ADI 06
    26, 06
```

Implicit Addressing

These are certain instructions which operate on the content of the accumulator. Such instructions do not require the address of the operand. Examples are

- ↳ CMA
- ↳ RAL
- ↳ RAR

Q-1 Explain the process of installation of CD-Rom drive.

Ans- To Add an internal IDE CD-Rom drive following steps are used.

1. Open the CPU
2. Check for an available 4 Pin Power Connector.
3. Attach the 4 Pin Power Connector to the drive
4. Mount the new drive into the $5\frac{1}{4}$ " expansion bay.
5. Attach the cable (40 Pin) noting the key in Connector.
6. Connect the audio cable supplied with the CD drive to the sound card.
7. Using Installation floppy disk supplied with CD drive run ~~the~~ Setup to copy necessary driver files.
8. Reboot the system.

Q-2 Explain the following

i) Serial Port ii) Parallel Port iii) USB Port

Serial Port — It is a 9 pin and 25 pin port having male type of connector on computer side. It is used to connect external modems and older computers mouse. In these ports data travels at 115 KB/sec


Parallel Port — It has 9 pin and 25 pin connectors of female type on the computer side. It is used to connect printers. It is also called as printer port.

Post - Universal Serial Bus Post

This Post can connect all kinds of external USB devices such as external hard disk, printers, scanners, mouse etc. In these ports data travel at 12 megabits/sec. USB compliant devices can get power from a USB port.

Q-3 Explain the concept of CRT with diagram.

Ans. A computer monitor contains a Cathode ray tube (CRT) and some electronics that control the CRT electron beam and a power supply.



The principle of operation of CRT is shown in fig. The CRT is a evacuated glass tube. It has a phosphor coating on the inside of the large screen and an electron gun at the narrow end. The gun fires a narrow beam of electrons at the screen. When beam hits the phosphor coating, light is given off.

Explain the following


i) Scanners

ii) Modem.

Scanner - Scanner is an input device which captures image and sends digital information to the computer.

Scanner is an optical device used to digitize images such as line art or photographs or even text. This digital information after image capturing can be edited or manipulated using desktop publishing softwares to get a quality output of the image. Text can also be merged with the graphics scanned easily. A light source illuminates the image. Black or white spaces reflects more light than colored or inked letters or images. Either the image or scanner head is moved from one side to another to capture the bounced off light from the image. The reflected image is routed through series of mirrors to lens after passing through color filters. The lens focuses the beam of light onto a photo sensitive charge coupled device sensor strip with 1024 elements. Each element samples the light sensitivity that corresponds to a spot on the image. Each element can detect 256 different light levels.

Modem - Modem is basically Modulator/Demodulator to perform modulation and demodulation. Hence when a data communication system uses an analog facility for data transmission between two digital devices (like two computers), it requires two modems, one near each device.



9

shown in fig when the sender computer generate and sends digital signal, data of the modem placed near sender computer converts it to analog form. The communication system then transmits this analog signal through telephone lines up to the modem near the receiver's computer. The demodulator of this modem then converts analog signal to digital signal form and passes on the digital data to receiver's computer.